COPY OF PAPERS ORIGINALLY FILED

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Assistant

Commissioner for Patents, Washington, D.C. 20231

C-13-02

Diodato 9-7-17-2

MAY 3 1 2002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent pplication

Applicants(s): Kaxiras et al.

Case:

Diodato 9-7-17-2

Serial No.: Filing Date:

09/865,847 May 25, 2001

Group:

2185

Examiner:

Unassigned

Title:

Method and Apparatus for Reducing Leakage Power in a Cache Memory

RECEIVED

JUN 0 4 2002

Assistant Commissioner of Patents Washington, D.C. 20231

Technology Center 2100

Sir:

Pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, Applicant's attorney wishes to bring to the attention of the Patent and Trademark Office the following documents listed on the accompanying PTO Form 1449. A copy of the listed items are enclosed.

- 1. Burger et al., "The Declining Effectiveness of Dynamic Caching for General-Purpose Microprocessors," University of Wisconsin-Madison, CS TR #1261, (1995).
- 2. Powell et al., "Gated-V_{dd}: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," Purdue University, ISLPED '00, Rapallo, Italy, (2000).
- 3. Wood et al., "A Model for Estimating Trace-Sample Miss Ratios," Proc. of ACM Sigmetrics Conf. on Measurement and Modeling of Computer Systems, (May 1991).
- 4. Yang et al., "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches," Proc. of the Seventh Int'l Symposium on High-Performance Computer Architecture (HPCA), (2001).

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, or as an admission that the information cited is considered to be material to patentability or that no other material information exists.

Respectfully submitted,

Date: May 21, 2002

Kevin M. Mason Attorney for Applicant Reg. No. 36,597 Ryan, Mason & Lewis, LLP 1300 Post Road, Suite 205 Fairfield, CT 06430

(203) 255-6560

Kein H. Masa

FORM PTO-1449 (MODIFIED)

LIST OF PUBLICATIONS FOR APPLICANT'S INFORMATION **DISCLOSURE STATEMENT**



Applicant: Case:

Kaxiras et al. Diodato 9-7-17-2

Serial No.: Filing Date: May 25, 2001

09/865,847

Group: 2185



-			HC DATENTED	OCHMENTO		
EXAMINER			U.S. PATENT D	OCUMENTS		EH ING DATE
INITIAL	DOCUMENT NO.	DATE	NAME		CLASS/SUBCLASS	FILING DATE IF APPROPRIATE
			(111110		CURSUSOBCERSS	HATROTRIATE
		FC	REIGN PATENT	DOCUMENTS		
EXAMINER						TRANSLATION
INITIAL	DOCUMENT NO.	DATE	COUNTRY	 	CLASS/SUBCLASS	YES NO
					DEOE	
					RECE	IVED
			OTHER DOC	UMENTS		
EXAMINER					JUN 0 4	2002
INITIAL	REF NO. AUT	THOR, TITLE, DATE	, PERTINENT PAGES, ETC.		Technology Co	2010-0100
	Rurger et al "	The Declining	Fffectiveness of I	Dynamic Caching for	General-Purpose	enter 2100
				dison, CS TR #1261		
	F	,	,	, 00 // 1001	, ().	
	Powell et al., "Gated-V _{dd} : A Circuit Technique to Reduce Leakage in Deep-Submicron Cache					
	Memories," Purdue University, ISLPED '00, Rapallo, Italy, (2000).					
	Wood et al. "	A Model for E	ctimating Trace Sa	mple Miss Ratios," I	Prop of ACM Sign	natrias Canf
	on Measureme	ent and Modeli	ing of Computer Sy	stems, (May 1991).	roc. of ACM Sigi	nethes Conf.
			ing or comparer by	otomo, (iviay 1991).		
	Yang et al., "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches," Proc. of the Seventh Int'l Symposium on High-Performance Computer					
	Architecture (HPCA), (2001).					
	•					
F					· · ·	•
Examiner					Date Considere	ed

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.